Mentor Graphics | FPGA Blog

Posts Tagged ‘Mentor Graphics’

FPGA File Management Tip

02May12

Tips to save disk space Xilinx ISE: Manual Copy of Sources While migrating from one design to another copy ONLY the source files like vhd, ucf, xco, cdc files (xco refers to Xilinx Coregen file & cdc is related to Chipscope pro). If there are filters don’t forget to move the .coe & .mif Other files […]

Search FPGA Blog
author
- Ravi Ramachandran
Categories
- DSP
- FPGA Concepts
- Interesting
- Project Management
- Timing Analysis
- Trivia
- VHDL
- VHDL Editors
- VLSI
Recent Posts
.ucf 64-bit Altera arithmetic BeMicro BRAM CLB clock domain clocking clocks Computing counter Decimation Define DSP DSP48 DSP48 vs DSP48E DSP48A DSP48E DSP Slice Ebooks Fact Fast Fourier Transform FFT FFT IP Files FPGA FPGA Architectures FPGA CLB fpga course FPGA for Beginners FPGA Slice FPGA Tutorials fpga wiki free fpga course Glossary IEEE IEEE 1164 India Semiconductor ISE libraries Logic Gate MAC Must-have Notepad++ Plugins notepad++ Notepad++ Plugins npp Numeric_Std operators PlanAhead PLD Programmable Logic Programmable Planet random fact Slices Spartan-SX STA static timing SVN timing Trivia VHDL vhdl-ieee-lib VHDL Arithmetic Operators VHDL Editors Virtex-SX VLSI VLSI Design Services VLSI in India Xilinx Xilinx CLB xilinx forums Xilinx ISE XST Xtreme DSP

Posts Tagged ‘Mentor Graphics’

FPGA File Management Tip

Search FPGA Blog

author

Categories

Recent Posts